# The output of the given combination gates represents :

more_vert

The output of the given combination gates represents :

(1) XOR Gate (2) NAND Gate (3) NOR Gate (4) AND Gate

more_vert

verified